Senior Digital IC Design Engineer

HONG KONG OR SHENZHEN, FULL-TIME REGULAR

Senior Digital Design Engineer works on high-performance analog-to-digital converter (ADC) and digital-to-analog converter (DAC). The successful candidate in this role will assist with engineers in analog/mixed-signal team to develop and verify the digital engine for high-performance data converter. And, you will be responsible for synthesis and place-and-route flow for digital engine in for high-performance data converter. FPGA verification is required to test calibration algorithm and the digital interface.

Qualifications

- BS or MS preferred with 5+ year of experience in high-performance digital or mixed-signal IC development in deep submicron CMOS processes
- Strong understanding of digital design for mixed-signal control loops and writing Verilog code to control and calibrate analog circuits
- Deep knowledge of Verilog RTL code including state machines, adders, multipliers, combinatorial logic and complex mathematical operators such as differentiator and integrator
- Familiar with behavioral Verilog codes including System-Verilog, Verilog-AMS, VHDL-AMS, VHDL
- Ability to write full testbenches for verifications in digital and AMS
- Familiar with design synthesis tool, and place and route tool
- Familiar with Cadence Encounter tool
- Familiar with timing closure and static timing analysis tools
- Extensive experience with synthesis, and place and route flows in deep submicron CMOS process such as 28nm HPC, 16nm FF+/FFC
- Experience with scan chain vector generation and verification
- Deep understanding in high speed multi-clock gating design
- Must be able to work independently according to schedules and be team player
- Strong written and verbal communication skills

Contact: lok@caelustech.com and morrishe@caelustech.com